

國立臺灣科技大學
九十三學年度碩士班考試試題

系所組別：電子工程系乙一組、電子工程系乙二組、電子工程系乙三組
科 目：電子電路學

總分 100 分

1. Design an OP-AMP circuit to yield $V_o = 10V_1 + 6V_2 + 4V_3 - 5V_4 - 2V_5$. The minimum resistance used should be $10\text{k}\Omega$ exactly. Also, try your best to minimize the effect of input bias currents. Assume the OPAMP used in the circuit is ideal except for the input bias currents. (20分)
2. For the circuit shown in Fig-2, analyze the circuit to determine the input resistance, voltage gain, current gain, and output resistance. (30分)




Fig-2



國立臺灣科技大學

九十三年學年度碩士班考試試題

系所組別：電子工程系乙一組、電子工程系乙二組、電子工程系乙三組
 科目：電子電路學

3. The op amp in the circuit of Fig. 3 has an open-loop gain $A(s)$ with a dc gain of 10^5 and a single pole at 10 rad/s.
- Sketch a Bode plot for the loop gain $A\beta(s)$. (8 分)
 - Find the frequency at which $|A\beta| = 1$. (8 分)
 - Find the corresponding gain margin GM. (5 分)
 - Specify the closed-loop transfer function. (8 分)




Fig. 3

4. For the limiting circuit shown in Fig. 4, assuming that the op amp is ideal, with $V = 10$ V, $V_D = 0.7$ V, $R_1 = 50$ k Ω , $R_2 = R_5 = 10$ k Ω , $R_3 = R_4 = 5$ k Ω :
- Find the limiting levels. (8 分)
 - Determine the limiter gain. (5 分)
 - Determine the slope in the positive and negative limiting regions. (8 分)




Fig. 4

